ABSTRACT
INTRODUCTION
Today"s Electronic systems becomes important part of the human"s life and engineers wants that the system should have high performance, speed and dissipate very low or ideally no heat. Still the power dissipation is one of the greatest limitation factors in these electronic systems. The digital systems designed by the conventional approach or irreversible design approach consume or dissipate KTln2 of energy on every bit computation (R. Lndauer, 1961) . Where K is a Boltzmann"s constant equals to 1.3807× J and T is the temperature at which the computation is performed..The dissipated energy directly correlated to the number of lost bits (C. H. Bennet, 1973) . Resultantly, a new design approach has been comes in the hardware designing field for reducing the power dissipation known reversible logic structure possesd the property of one to one mapping between the inputs and output state (H. R. Bhagyalakshmi, et al., 2010) . Reversible logics have very useful applications in everyday life like Laptop computers, wearable computers, spacecraft, smart cards etc (Michael P. Frank, 2005) . So, in a new paradigm in computer design, reversible logics play a very important role over irreversible logics. The non-reversible PLA structure may be used to realize the reversible functions (Ahsan Raja, et al., 2006) . Programming Logic Devices (PLDs) or Arrays (PLAs) are used in industrial applications to synthesis cost effective solutions to industrial designs (Hamid R. Arabnia, et al., 2006) . The PLA designed using reversible gates is called RPLA. The authors seeing the benefits of programmable logic array design approach in industrial application designed new RPLA using reversible gates i.e. Feynman gate & Mux gate. This device can be changed at any time to perform any number of reversible Boolean functions. The proposed new architecture of RPLA has three inputs which can perform logical functions. The organization of paper as follows: the overview of reversible logic gate is explained first then the various reversible gates used in design are explained. In next the proposed architecture of RPLA is shown. 
OVERVIEW OF REVERSIBLE LOGIC
The idea of reversible computing comes from the thermodynamics which taught us the benefits of the reversible process over irreversible process. So, a computation is called reversible if its inputs can always be retrieved from its outputs (H. R. Bhagyalakshmi, et al., 2010) . But reversible means not only logically reversibility in the circuit but also physical reversibility must be there. Logical reversibility implies that the number of inputs must equal to the outputs (G. De Mey, et al., 2008) . In other words, these circuits can generate unique output vector from each input vector and vice-versa. So, an N×N reversible gate can be represented as (Ahsan Raja, et al., 2006) .
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Where input vectors = output vectors When a device can actually run backwards then it is called physically reversible and the second law of thermodynamics guarantees that it dissipates no heat. In this paper, we implement the RPLA by taking the case of logically reversibility. So, we only consider the logical reversibility part because this is the elementary idea which gave rise to a research area about reversible computing (G. De Mey, et al., 2008) .
For logical reversibility in the digital logics there are two conditions as follows (H. R. Bhagyalakshmi, et al., 2010) .
Some of the important and main measure in designing of the reversible logic circuits are QC (Quantum cost) (H. R. Bhagyalakshmi, et al., 2010) : The number of reversible gates (1×1 or 2×2) to realize the circuit is known as quantum cost, (CI) Constant inputs (H. R. Bhagyalakshmi, et al., 2010) : The number of inputs that are kept constant (0 or 1) for synthesis the given functions, GO (Garbage outputs) (H. R. Bhagyalakshmi, et al., 2010) : The number of outputs that are not primary is known as Garbagr outputs
Reversible Gates:
There is several reversible logic gates have been proposed in the last years such as: Feynman gate (H. R. Bhagyalakshmi, et al., 2010 ), Fredkin gate (Ahsan Raja, et al., 2006 , Peres gate (T. Toffoli, 1980) , Toffolli gate (T. Toffoli, 1980) , new gate (H. R. Bhagyalakshmi, et al., 2010 ), Mux gate (Sajib Kumar Mitra, et al., 2011 etc. Here we are reviewing the three gates i. e. Feynman, Fredkin and MUX gate because these gates are used in the designing of the RPLA.
Fredkin Gate (Ahsan Raja, et al., 2006) : Fredkin Gate is a 3×3 conservative reversible gate. It is called 3×3 gate because it has three inputs and three outputs. The inputs (A, B, C associates with its outputs outputs (P, Q, R).Its quantum cost is 5. Bhagyalakshmi, et al., 2010) : Figure 3 shows the 2×2 reversible gate called Feynman gate. Feynman gate is also recognized as controlled-not gate (CNOT). It has two inputs (A, B) and two outputs (P, Q). The outputs are defined by P=A, Q=A XOR B .This gate can be used to copy a signal. Since fan-out is not allowed in reversible logic circuits, the Feynman gate is used as the fan-out gate to copy a signal. Quantum cost of a Feynman gate is 1. Figure 3 .2 respectively. If we provide "0" at second input B then the output Q will provide the copy of first input and if we If we provide "1" at second input B then the output Q will provide the complement of the first input. In this architecture, we used n numbers of inputs and getting m numbers of outputs as in conventional PLA.
In the complete structure of the RPLA there are two planes i.e. reversible AND plane & Reversible OR plane.
METHODOLOGY
The existing methodology which was proposed by (Himanshu Thapliyal, et al., 2006) which uses the two gates for the design i.e. Feynman & Fredkin gate (Himanshu Thapliyal, et al., 2006 In our research, we define the individual behavior of every gate and then by structural modeling we connect all the output of the previous stage to the next stage by port mapping, assigning them the signal then from the VHDL code the RTL view if AND plane and RTL view of OR plane are generated .These are shown as Figure 6 and Figure 7 respectively. 
EXPERIMENTAL RESULT
The proposed new RPLA resulted by VHDL and simulated on Xilinx ISE8.2i. 
CONCLUSION
In this paper we emphasis on an efficient approach to design low power digital system for industrial applications using RPLA. In this new RPLA design by Feynman & Mux gate is proposed..As we already discussed the quantum cost of the MUX gate is lower than the Fredkin gate and Mux gate can perform all operation that can be performed by fredkin. So the proposed RPLA by MUX gate is more cost -efficient than the existing one. In this paper we also represent the simulated results of the proposed RPLA which are completely varified and correct in all sense. So, to reduce the energy consumption, reversible PLA is one of the important logic arrays in digital system design. This work is expected to provide a new approach for design of low power reconfigurable computing for industrial applications.
